As demonstrated in the chart below, ASUS directly and indirectly infringes at least claim 1 of US 9,036,701 (the "'701 Patent"). ASUS directly infringes, contributes to the infringement of, and/or induces infringement of the '701 Patent by making, using, selling, offering for sale, and/or importing into the United States the Accused Products that are covered by one or more claims of the '701 Patent. The Accused Products are devices that decode H.265-compliant video. For example, the ASUS Q543MV Notebook ("ASUS Q543MV") is a representative product for other ASUS devices that decode H.265-compliant video.

The ASUS Q543MV contains at least one video decoder that helps decode H.265-compliant video.¹ While evidence from the ASUS Q543MV is specifically charted herein, the evidence and contentions charted herein apply equally to the other ASUS Accused Products that decode H.265-compliant video.

No part of this exemplary chart construes, or is intended to construe, the specification, file history, or claims of the '701 Patent. Moreover, this exemplary chart does not limit, and is not intended to limit, Nokia's infringement positions or contentions.

The following infringement chart includes exemplary citations to ITU-T Rec. H.265 (12/2016) High efficiency video coding (available at https://www.itu.int/rec/T-REC-H.265-201612-S/en) (the "H.265 Standard"). The cited functionality has been included in editions of the H.265 Standard since April 2013 and remains in current editions of the H.265 Standard. Any ASUS device that includes a decoder that practices the functionality in any of these editions of the H.265 Standard ("H.265 Decoder") practices the claims of the '701 Patent. Thus, the Accused Products each practice the H.265 Standard and are covered by claims of the '701 Patent.

Nokia contends each of the following limitations is met literally, and, to the extent a limitation is not met literally, it is met under the doctrine of equivalents.²


-

¹ See, e.g., https://www.asus.com/us/laptops/for-home/everyday-use/asus-vivobook-pro-15-oled-q543/techspec/;
https://developer.nvidia.com/video-encode-and-decode-gpu-support-matrix-new.

² This claim chart is based on the information currently available to Nokia and is intended to be exemplary in nature. Nokia reserves all rights to update and elaborate its infringement positions, including as Nokia obtains additional information during the course of discovery.

U.S. PATENT No. 9,036,701		ASUS Accused Produ	JCTS				
1. [Pre] A method comprising:	Each of the Accused Products, such as the ASUS Q543MV, performs a method comprising the limitabelow.						
	± ·	For example, and without limitation, the Asus Q543MV uses hardware-accelerated decoding and includes an NVIDIA GeForce RTX 4060 Laptop graphics processing unit ("GPU") and an Intel Core Ultra 9 Processor 185H.					
		Q543MJ Q543MV					
	Processor	Intel® Core™ Ultra 9 Processor 185H 2.3 GHz (24MB Cache, up to 5.1 GHz, 16 cores, 22 Threads); Intel® Al Boost NPU up to 11TOPS	Intel® Core™ Ultra 9 Processor 185H 2.3 GHz (24MB Cache, up to 5.1 GHz, 16 cores, 22 Threads); Intel® AI Boost NPU up to 11TOPS				
	Graphics	NVIDIA® GeForce RTX™ 3050 6GB Laptop GPU 6GB GDDR6 Intel® Arc™ Graphics	NVIDIA® GeForce RTX™ 4060 Laptop GPU (233 AI TOPs) 8GB GDDR6 Intel® Arc™ Graphics				
	Source: https://www.asus (last accessed March 6, 2		/asus-vivobook-pro-15-oled-q543/techspec/				
	H.264 Hardware Enc	ode/Decode ⑦	Yes				
	H.265 (HEVC) Hardw	are Encode/Decode 🗿	Yes				
	AV1 Encode/Decode	· ①	Yes				

U.S. PATENT No. 9,036,701						AS	US A	CCUSE	D PROD	UCTS					
	Source:														ssor-185h-
	·		o-5-10-gh	z/specit	fication	<u>ıs.htm</u>	l (las	st acces	sed Ma	rch 6,	2025)	(spec	ification	is for l	Intel Core
	Ultra 9 1	83H).													
	‡ BOARD		‡ FAMILY	‡ NVENC Generation	Desktop/ Mobile	# OF CHIPS	Total # of NVENC	Max # of concurrent sessions	H.264 (AVCHD) YUV 4:2:0	H.264 (AVCHD) YUV 4:2:2	H.264 (AVCHD) YUV 4:4:4	H.264 (AVCHD) Lossless	H.265 (HEVC) 4K YUV 4:2:0	H.265 (HEVC) YUV 4:2:2	H.265 (HEVC) 4K YUV
	GeForce RTX 40	60 Laptop	Ada Lovelace	8th Gen	М	1	1	8	YES	NO	YES	YES	YES	NO	YES
	GeForce RTX 40	60	Ada Lovelace	8th Gen	D	1	1	8	YES	NO	YES	YES	YES	NO	YES
	‡ BOARD		‡ FAMILY	‡ NVDE				Total M	PEG-1 MPI	EG-2 VC-	I VP8	VP9	4:2:0	H.264 (AVC	HD) 4:2:0
				General	IIIII MOL	ille (NVDEC				8 Bit 10	Bit 12 Bit	8 Bit	10 Bit
	GeForce RTX 4	060 Laptop	Ada Lovelac	e 5th Gen	м М	1		1 YE	ES YES	YES	YES	YES YE	S YES	YES	NO
	H.265	(HEVO	2) 4:2:0	H.2	65 (HE	VC) 4:	2:2	H.20	65 (HEV	C) 4:4:4		A	VI		
	8 Bit	10 Bit	12 Bit	8 Bi	t	10 B	it	8 Bit	10 Bi	t 121	Bit 8	Bit	10 Bit		
	YES	YES	YES	NO		NO		YES	YES	YES	6 Y	'ES	YES		
	Source: <u>6</u> , 2025)						enco	de-and-d	decode-g	gpu-sup	port-m	atrix-ne	ew (last	access	ed March
	For exam	ıple, aı	n ASUS	Q543M	IV wa	s usec	l to p	layback	an H.2	65-com	npliant	video			



U.S. PATENT No. 9,036,701	ASUS ACCUSED PRODUCTS
	3.12 bitstream: A sequence of bits,, that forms the representation of <i>coded pictures</i> and associated data forming one or more coded video sequences (CVSs).
	3.25 coded picture: A coded representation of a picture
	3.44 decoding process: The process specified in this Specification that reads a <i>bitstream</i> and derives decoded pictures from it.
	ITU-T Rec. H.265 (12/2016) High efficiency video coding at pp. 4 – 7.
[a] determining a frequency of occurrence threshold based on an expected	Each of the Accused Products, such as the ASUS Q543MV, performs a method comprising determining a frequency of occurrence threshold based on an expected frequency of occurrence of syntax elements in a bit stream.
frequency of occurrence of syntax elements in a bit stream;	For example, and without limitation, the H.265 Standard specifies the following regarding the decoding process. Each of the Accused Products performs a method comprising determining a frequency of occurrence threshold based on an expected frequency of occurrence of syntax elements in a bit stream.
	The following specifications provide further evidence of how each of the Accused Products operates:
	3 Definitions
	For the purposes of this Recommendation International Standard, the following definitions apply

U.S. PATENT No. 9,036,701	ASUS ACCUSED PRODUCTS			
	 3.153 syntax element: An element of data represented in the bitstream. 3.166 transform coefficient: A Scalar quantity, considered to be in a frequency domain, that is associated with a particular one-dimensional or two-dimensional frequency index in a transform in the decoding process. 3.167 transform coefficient level: An integer quantity representing the value associated with a particular two-dimensional frequency index in the decoding process prior to scaling for computation of a transform coefficient value. 			
	ITU-T Rec. H.265 (12/2016) High efficiency video coding at p. 12.			
	7.3.8.11 Residual coding syntax			
	residual_coding(x0, y0, log2TrafoSize, cIdx) {	Descriptor		
	if(transform_skip_enabled_flag && !cu_transquant_bypass_flag && (log2TrafoSize <= Log2MaxTransformSkipSize))			
	•••			

U.S. PATENT No. 9,036,701	ASUS ACCUSED PRODUCTS		
	numGreater1Flag = 0		1
	lastGreater1ScanPos = −1		
	for($n = 15$; $n \ge 0$; $n) {$		
	xC = (xS << 2) + ScanOrder[2][scanIdx][n][0]		
	yC = (yS << 2) + ScanOrder[2][scanIdx][n][1]		
	if(sig_coeff_flag[xC][yC]) {		
	if(numGreater1Flag < 8) {		
	coeff_abs_level_greaterl_flag[n]	ae(v)	
	numGreater1Flag++		
	if(coeff_abs_level_greater1_flag[n] && lastGreater1ScanPos = = -1)		
	lastGreater1ScanPos = n		
	else if(coeff_abs_level_greater1_flag[n])		
	escapeDataPresent = 1		
	} else		
	[]		
	ITU-T Rec. H.265 (12/2016) High efficiency video coding at pp. 58-59.		
(h) esta conicio e a demolitra ef	Each of the Accused Products, such as the ASUS Q543MV, performs a method compr	ising categori	izing a
[b] categorizing a plurality of syntax elements of video content into first and second categories based on the frequency of occurrence	plurality of syntax elements of video content into first and second categories based on occurrence threshold, wherein syntax elements which occur greater than the frequency threshold are categorized into the second category and syntax elements which occur less frequency of occurrence are categorized into the first category.	the frequency of occurrence	of of
threshold, wherein syntax elements which occur greater than the frequency of	For example, and without limitation, the H.265 Standard specifies the following regard process. Each of the Accused Products performs a method comprising	ling the decod	ling

U.S. PATENT No. 9,036,701	ASUS ACCUSED PRODUCTS
occurrence threshold are categorized into the second category and syntax elements which occur less than the frequency of occurrence are categorized into the first category;	categorizing a plurality of syntax elements of video content into first and second categories based on the frequency of occurrence threshold, wherein syntax elements which occur greater than the frequency of occurrence threshold are categorized into the second category and syntax elements which occur less than the frequency of occurrence are categorized into the first category. The following specifications provide further evidence of how each of the Accused Products operates:

U.S. PATENT No. 9,036,701	ASUS ACCUSED PRODUCTS				
	7.3.8.11 Residual coding syntax				
	residual coding(x0, y0, log2TrafoSize, cIdx) {	Descriptor			
	if(transform_skip_enabled_flag && !cu_transquant_bypass_flag && (log2TrafoSize <= Log2MaxTransformSkipSize))	Descriptor			
	transform_skip_flag[x0][y0][cIdx]	ae(v)			
	<pre>if(CuPredMode[x0][y0] == MODE_INTER && explicit_rdpcm_enabled_flag &&</pre>				
	explicit_rdpcm_flag[x0][y0][cIdx]	ae(v)			
	if(explicit_rdpcm_flag[x0][y0][cIdx])				
	explicit_rdpcm_dir_flag[x0][y0][cIdx]	ae(v)			
	}				
	last_sig_coeff_x_prefix	ae(v)			
	last_sig_coeff_y_prefix	ae(v)			
	if(last_sig_coeff_x_prefix > 3)				
	last_sig_coeff_x_suffix	ae(v)			
	if(last_sig_coeff_y_prefix > 3)				
	last_sig_coeff_y_suffix	ae(v)			
	lastScanPos = 16				
	lastSubBlock = (1 << (log2TrafoSize - 2)) * (1 << (log2TrafoSize - 2)) - 1				
	do {				
	$if(lastScanPos == 0) {$				
		·			

U.S. PATENT No. 9,036,701	ASUS ACCUSED PRODUCTS	
	lastScanPos = 16	
	lastSubBlock	
	}	
	lastScanPos	
	xS = ScanOrder[log2TrafoSize - 2][scanIdx][lastSubBlock][0]	
	yS = ScanOrder[log2TrafoSize - 2][scanIdx][lastSubBlock][1]	
	$xC = (xS \ll 2) + ScanOrder[2][scanIdx][lastScanPos][0]$	
	yC = (yS << 2) + ScanOrder[2][scanIdx][lastScanPos][1]	
	} while((xC != LastSignificantCoeffX) (yC != LastSignificantCoeffY))	
	for($i = lastSubBlock$; $i \ge 0$; i) {	
	xS = ScanOrder[log2TrafoSize - 2][scanIdx][i][0]	
	yS = ScanOrder[log2TrafoSize - 2][scanIdx][i][1]	
	escapeDataPresent = 0	
	inferSbDcSigCoeffFlag = 0	
	$if((i \le lastSubBlock) \&\& (i \ge 0)) $ {	
	coded_sub_block_flag[xS][yS]	ae(v)
	inferSbDcSigCoeffFlag = 1	
	}	
	for($n = (i = = lastSubBlock)$? $lastScanPos - 1 : 15; n >= 0; n) {$	
	xC = (xS << 2) + ScanOrder[2][scanIdx][n][0]	
	yC = (yS << 2) + ScanOrder[2][scanIdx][n][1]	
	if(coded_sub_block_flag[xS][yS] && (n > 0 !inferSbDcSigCoeffFlag)) {	
	sig_coeff_flag[xC][yC]	ae(v)
	if(sig_coeff_flag[xC][yC])	
	inferSbDcSigCoeffFlag = 0	
	}	
	·	

U.S. PATENT No. 9,036,701	ASUS ACCUSED PRODUCTS	
	}	
	firstSigScanPos = 16	
	lastSigScanPos = −1	
	numGreater1Flag = 0	
	lastGreater1ScanPos = -1	
	for($n = 15$; $n \ge 0$; n) {	
	xC = (xS << 2) + ScanOrder[2][scanIdx][n][0]	
	yC = (yS << 2) + ScanOrder[2][scanIdx][n][1]	
	if(sig_coeff_flag[xC][yC]) {	
	if(numGreater1Flag < 8) {	
	coeff_abs_level_greater1_flag[n]	ae(v)
	numGreater1Flag++	
	if(coeff_abs_level_greater1_flag[n] && lastGreater1ScanPos == -1)	
	lastGreater1ScanPos = n	
	else if(coeff_abs_level_greater1_flag[n])	
	escapeDataPresent = 1	
	} else	
	escapeDataPresent = 1	

U.S. PATENT No. 9,036,701	ASUS ACCUSED PRODUCTS	
	if(lastSigScanPos = = -1)	
	lastSigScanPos = n	
	firstSigScanPos = n	
	}	
	}	
	<pre>if(cu_transquant_bypass_flag (CuPredMode[x0][y0] == MODE_INTRA && implicit_rdpcm_enabled_flag && transform_skip_flag[x0][y0][cIdx] && (predModeIntra == 10 predModeIntra == 26)) explicit_rdpcm_flag[x0][y0][cIdx])</pre>	
	signHidden = 0	
	else	
	signHidden = lastSigScanPos - firstSigScanPos > 3	
	if(lastGreater1ScanPos != -1) {	
	coeff_abs_level_greater2_flag[lastGreater1ScanPos]	ae(v)
	if(coeff_abs_level_greater2_flag[lastGreater1ScanPos])	
	escapeDataPresent = 1	
	}	

U.S. PATENT No. 9,036,701	ASUS ACCUSED PRODUCTS	
	for($n = 15$; $n \ge 0$; $n) {$	
	xC = (xS << 2) + ScanOrder[2][scanIdx][n][0]	
	yC = (yS << 2) + ScanOrder[2][scanIdx][n][1]	
	if(sig_coeff_flag[xC][yC] && (!sign_data_hiding_enabled_flag !signHidden (n != firstSigScanPos)))	
	coeff_sign_flag[n]	ae(v)
	}	
	r	

U.S. PATENT No. 9,036,701	ASUS ACCUSED PRODUCTS	
	numSigCoeff = 0	
	sumAbsLevel = 0	
	for($n = 15$; $n \ge 0$; n) {	
	$xC = (xS \ll 2) + ScanOrder[2][scanIdx][n][0]$	
	yC = (yS << 2) + ScanOrder[2][scanIdx][n][1]	
	if(sig_coeff_flag[xC][yC]) {	
	baseLevel = 1 + coeff_abs_level_greater1_flag[n] + coeff_abs_level_greater2_flag[n]	
	if(baseLevel == ((numSigCoeff < 8) ? ((n == lastGreater1ScanPos) ? 3 : 2) : 1))	
	coeff_abs_level_remaining[n]	ae(v)
	TransCoeffLevel[x0][y0][cIdx][xC][yC] = (coeff_abs_level_remaining[n] + baseLevel) * (1 - 2 * coeff_sign_flag[n])	
	if(sign_data_hiding_enabled_flag && signHidden) {	
	sumAbsLevel += (coeff_abs_level_remaining[n] + baseLevel)	
	if((n == firstSigScanPos) && ((sumAbsLevel % 2) == 1))	
	TransCoeffLevel[x0][y0][cIdx][xC][yC] = -TransCoeffLevel[x0][y0][cIdx][xC][yC]	
	}	
	numSigCoeff++	
	}	
	}	
	}	
	}	
	ITU-T Rec. H.265 (12/2016) High efficiency video coding at pp. 58-60.	
	As set out in the Residual Coding Syntax in section 7.3.8.11, an H.265 compliant sig_coeff_flags from the bit stream according to the logic reproduced below.	t decoder parses

U.S. PATENT No. 9,036,701	ASUS ACCUSED PRODUCTS				
	for(n = (i == lastSubBlock)? lastScanPos - 1:15; n >= 0; n)				
	$xC = (xS \ll 2) + ScanOrder[2][scanIdx][n][0]$				
	yC = (yS << 2) + ScanOrder[2][scanIdx][n][1]				
	$if(\ coded_sub_block_flag[\ xS\][\ yS\]\ \&\&\ (\ n\geq 0\ \ !inferSbDcSigCoeffFlag\)\)\ \{$				
	sig_coeff_flag[xC][yC]	ae(v)			
	if(sig_coeff_flag[xC][yC])				
	inferSbDcSigCoeffFlag = 0				
	}				
	ITU-T Rec. H.265 (12/2016) High efficiency video coding at p. 59.				
	7.4.9.11 Residual coding semantics				
	•••				
	 sig_coeff_flag[xC][yC] specifies for the transform coefficient location (xC, yC) within the current transform block whether the corresponding transform coefficient level at the location (xC yC) is non-zero as follows: If sig_coeff_flag[xC][yC] is equal to 0, the transform coefficient level at the location (xC yC) is set equal to 0. 				
	 Otherwise (sig_coeff_flag[xC][yC] is equal to 1), the transform coefficient level location (xC, yC) has a non-zero value. 	vel at the			
	When sig_coeff_flag[xC][yC] is not present, it is inferred as follows:				
	 If (xC, yC) is the last significant location (LastSignificantCoeffX, LastSignificant or all of the following conditions are true, sig_coeff_flag[xC][yC to be equal to 1: 				
	- (xC & 3, yC & 3) is equal to (0, 0).				
	 inferSbDcSigCoeffFlag is equal to 1. 				

U.S. PATENT No. 9,036,701	ASUS ACCUSED PRODUCTS					
	coded_sub_block_flag[xS][yS] is equal to 1.					
	 Otherwise, sig_coeff_flag[xC][yC] is inferred to be equal to 0. 					
	•••					
	ITU-T Rec. H.265 (12/2016) High efficiency video coding at p. 111.					
	9.3.4.2 Derivation process for ctxTable, ctxIdx and bypassFlag					
	9.3.4.2.1 General					
	Input to this process is the position of the current bin within the bin string, binIdx.					
	Outputs of this process are ctxTable, ctxIdx and bypassFlag.					
	The values of ctxTable, ctxIdx and bypassFlag are derived as follows based on the entries for binIdx of the corresponding syntax element in Table 9-48:					
	 If the entry in Table 9-48 is not equal to "bypass", "terminate" or "na", the values of binIdx are decoded by invoking the DecodeDecision process as specified in clause 9.3.4.3.2 and the following applies: 					
	 ctxTable is specified in Table 9-4. 					
	 The variable ctxInc is specified by the corresponding entry in Table 9-48 and when more than one value is listed in Table 9-48 for a binIdx, the assignment process for ctxInc for that binIdx is further specified in the clauses given in parenthesis. 					
	 The variable ctxIdxOffset is specified by the lowest value of ctxIdx in Table 9-4 depending on the current value of initType. 					
	 ctxIdx is set equal to the sum of ctxInc and ctxIdxOffset. 					
	 bypassFlag is set equal to 0. 					
	 Otherwise, if the entry in Table 9-48 is equal to "bypass", the values of binIdx are decoded by invoking the DecodeBypass process as specified in clause 9.3.4.3.4 and the following applies: 					

U.S. PATENT No. 9,036,701	ASUS ACCUSED PRODUCTS						
	 ctxTable is set equal to 0. 						
	 ctxIdx is set equal to 0. 						
	 bypassFlag is set 	equal to 1.					
	ITU-T Rec. H.265 (12/2016) High efficiency video coding at p. 225.						
	Table 9-48 – As	ssignment of ctxInc	to syntax e	elements wit	h context co	ded bins	
				binId	X .		
	Syntax element	0	1	2	3	4	>= 5
		'	<u> </u>		+	· +	· · ·
	sig_coeff_flag[][]	043 (clause 9.3.4.2.5)	na	na	na	na	na
	coeff_abs_level_greater1_flag[]	023 (clause 9.3.4.2.6)	na	na	na	na	na
	coeff_abs_level_greater2_flag[]	05 (clause 9.3.4.2.7)	na	na	na	na	na
	coeff_abs_level_remaining[]	bypass	bypass	bypass	bypass	bypass	bypass
	ITU-T Rec. H.265 (12/2016)	High efficiency	video codi	ng at pp. 22	25-227.	1	1
[c] entropy coding symbols that correspond to the first category of syntax elements	Each of the Accused Products, such symbols that correspond to the first update.						
and that have been subjected to a context update; and	For example, and without limitation process. Each of the Accused Production correspond to the first category of statements.	ucts performs a n	nethod con	nprising en	tropy codii	ng symbols	that

U.S. PATENT No. 9,036,701	ASUS ACCUSED PRODUCTS					
	The following specifications provide further evidence of how each of the Accused Products operates:					
	9.3.4.2 Derivation process for ctxTable, ctxIdx and bypassFlag 9.3.4.2.1 General					
	Input to this process is the position of the current bin within the bin string, binIdx.					
	Outputs of this process are ctxTable, ctxIdx and bypassFlag.					
	The values of ctxTable, ctxIdx and bypassFlag are derived as follows based on the entries for binIdx of the corresponding syntax element in Table 9-48:					
	 If the entry in Table 9-48 is not equal to "bypass", "terminate" or "na", the values of binIdx are decoded by invoking the DecodeDecision process as specified in clause 9.3.4.3.2 and the following applies: 					
	 ctxTable is specified in Table 9-4. 					
	 The variable ctxInc is specified by the corresponding entry in Table 9-48 and when more than one value is listed in Table 9-48 for a binIdx, the assignment process for ctxInc for that binIdx is further specified in the clauses given in parenthesis. 					
	 The variable ctxIdxOffset is specified by the lowest value of ctxIdx in Table 9-4 depending on the current value of initType. 					
	 ctxIdx is set equal to the sum of ctxInc and ctxIdxOffset. 					
	 bypassFlag is set equal to 0. 					
	•••					
	ITU-T Rec. H.265 (12/2016) High efficiency video coding at p. 225.					
	9.3.4.3 Arithmetic decoding process					
	9.3.4.3.1 General					


U.S. PATENT No. 9,036,701	ASUS ACCUSED PRODUCTS					
	Inputs to this process are ctxTable, ctxIdx and bypassFlag, as derived in clause 9.3.4.2, and the state variables ivlCurrRange and ivlOffset of the arithmetic decoding engine.					
	Output of this process is the value of the bin.					
	Figure 9-5 illustrates the whole arithmetic decoding process for a single bin. For decoding the value of a bin, the context index table ctxTable and the ctxIdx are passed to the arithmetic decoding process DecodeBin(ctxTable, ctxIdx), which is specified as follows:					
	 If bypassFlag is equal to 1, DecodeBypass() as specified in clause 9.3.4.3.4 is invoked. 					
	 Otherwise, if bypassFlag is equal to 0, ctxTable is equal to 0 and ctxIdx is equal to 0, DecodeTerminate() as specified in clause 9.3.4.3.5 is invoked. 					
	 Otherwise (bypassFlag is equal to 0 and ctxTable is not equal to 0), DecodeDecision() as specified in clause 9.3.4.3.2 is invoked. 					
	•••					
	ITU-T Rec. H.265 (12/2016) High efficiency video coding at p. 232.					
	9.3.4.2.6 Derivation process of ctxInc for the syntax element coeff_abs_level_greater1_flag					
	Inputs to this process are the colour component index cldx, the current sub-block scan index i and the current coefficient scan index n within the current sub-block.					
	Output of this process is the variable ctxInc.					
	•••					
	ITU-T Rec. H.265 (12/2016) High efficiency video coding at p 231.					
	9.3.4.2.7 Derivation process of ctxInc for the syntax element coeff_abs_level_greater2_flag					
	Inputs to this process are the colour component index cldx, the current sub-block scan index i and the current coefficient scan index n within the current sub-block.					

U.S. PATENT No. 9,036,701	ASUS ACCUSED PRODUCTS						
	Output of this process is the variable ctxInc.						
	•••						
	ITU-T Rec. H.265 (12/2016) High efficiency video coding at p. 232.						
	The symbols that correspond to the first category of syntax elements and that have been subjected to a context update are the coeff_abs_level_greater1_flag , and coeff_abs_level_greater2_flag that are used to represent, at least in part, the <i>non-zero transform coefficient levels</i> in the first category, as shown in Table 9-48 and described in section 9.3.2.5 of the H.265 Standard reproduced below, in which the process for calculating the context for each of coeff_abs_level_greater1_flag and coeff_abs_level_greater2_flag is provided.						
	Table 9-48 – A	Assignment of ctxIn	c to syntax (elements wi	th context co	ded bins	
	binIdx						
	Syntax element	0	1	2	3	4	>= 5
		'	·	' -	' -	' -	' '
	sig_coeff_flag[][]	043 (clause 9.3.4.2.5)	na	na	na	na	na
	coeff_abs_level_greater1_flag[]	023 (clause 9.3.4.2.6)	na	na	na	na	na
	coeff_abs_level_greater2_flag[]	05 (clause 9.3.4.2.7)	na	na	na	na	na
	coeff_abs_level_remaining[]	bypass	bypass	bypass	bypass	bypass	bypass
	ITU-T Rec. H.265 (12/2016) 9.3.2.5 Synchronization pand palette predictor varia	process for conte		C 11		nitializatio	n states,

U.S. PATENT No. 9,036,701	ASUS ACCUSED PRODUCTS
	Inputs to this process are:
	The variables tableStateSync and tableMPSSync containing the values of the variables pStateIdx and valMps used in the storage process of context variables that are assigned to all syntax elements in clauses 7.3.8.1 through 7.3.8.12, except end_of_slice_segment_flag, end_of_subset_one_bit and pcm_flag.
	 The variable tableStatCoeffSync containing the values of the variables StatCoeff[k] used in the storage process of context variables and Rice parameter initialization states.
	 The variables PredictorPaletteSizeSync and tablePredictorPaletteEntriesSync containing the values used in the storage process of palette predictor variables.
	Outputs of this process are:
	 The initialized CABAC context variables indexed by ctxTable and ctxIdx.
	The initialized Rice parameter initialization states StatCoeff indexed by k.
	The palette predictor variables, PredictorPaletteSize and PredictorPaletteEntries.
	ITU-T Rec. H.265 (12/2016) High efficiency video coding at p. 215.
[d] entropy coding symbols that correspond to the second category of syntax elements	Each of the Accused Products, such as the ASUS Q543MV, performs a method comprising entropy coding symbols that correspond to the second category of syntax elements and that have bypassed context updating.
and that have bypassed context updating.	For example, and without limitation, the H.265 Standard specifies the following regarding the decoding process. Each of the Accused Products performs a method comprising entropy coding symbols that correspond to the second category of syntax elements and that have bypassed context updating.
	The following specifications provide further evidence of how each of the Accused Products operates:
	9.3.4.2 Derivation process for ctxTable, ctxIdx and bypassFlag

U.S. PATENT No. 9,036,701	ASUS ACCUSED PRODUCTS						
	9.3.4.2.1 General						
	Input to this process is the position of the current bin within the bin string, binIdx.						
	Outputs of this process are ctxTable, ctxIdx and bypassFlag.						
	The values of ctxTable, ctxIdx and bypassFlag are derived as follows based on the entries for binIdx of the corresponding syntax element in Table 9-48:						
	•••						
	 Otherwise, if the entry invoking the DecodeB 		•				•
	 ctxTable is set e 	qual to 0.					
	ctxIdx is set equ	al to 0.					
	bypassFlag is set equal to 1.						
	···						
	Table 9-48 – Assignment of ctxInc to syntax elements with context coded bins						
	Syntax element	binIdx					
	Syntax element	0	1	2	3	4	>= 5
	•••		 	+	+	+	
	sig_coeff_flag[][]	043 (clause 9.3.4.2.5)	na	na	na	na	na
	coeff_abs_level_greater1_flag[]	023 (clause 9.3.4.2.6)	na	na	na	na	na
	coeff_abs_level_greater2_flag[]	05 (clause 9.3.4.2.7)	na	na	na	na	na
	coeff_abs_level_remaining[]	bypass	bypass	bypass	bypass	bypass	bypass
	ITU-T Rec. H.265 (12/2016)) High efficiency	video codi	ng at pp. 2	25-227.	1	ı I

U.S. PATENT No. 9,036,701	ASUS ACCUSED PRODUCTS					
	9.3.4.3 Arithmetic decoding process 9.3.4.3.1 General					
	Inputs to this process are ctxTable, ctxIdx and bypassFlag, as derived in clause 9.3.4.2, and the state variables ivlCurrRange and ivlOffset of the arithmetic decoding engine.					
	Output of this process is the value of the bin.					
	Figure 9-5 illustrates the whole arithmetic decoding process for a single bin. For decoding the value of a bin, the context index table ctxTable and the ctxIdx are passed to the arithmetic decoding process DecodeBin(ctxTable, ctxIdx), which is specified as follows:					
	 If bypassFlag is equal to 1, DecodeBypass() as specified in clause 9.3.4.3.4 is invoked. 					
	 Otherwise, if bypassFlag is equal to 0, ctxTable is equal to 0 and ctxIdx is equal to 0, DecodeTerminate() as specified in clause 9.3.4.3.5 is invoked. 					
	 Otherwise (bypassFlag is equal to 0 and ctxTable is not equal to 0), DecodeDecision() as specified in clause 9.3.4.3.2 is invoked. 					
	•••					
	ITU-T Rec. H.265 (12/2016) High efficiency video coding at p. 232.					



U.S. PATENT No. 9,036,701	ASUS ACCUSED PRODUCTS
	The probability estimation is performed by means of a finite-state machine with a table-based transition process between 64 different representative probability states { pLPS(pStateIdx) 0 <= pStateIdx < 64 } for the LPS probability pLPS. The numbering of the states is arranged in such a way that the probability state with index pStateIdx = 0 corresponds to an LPS probability value of 0.5, with decreasing LPS probability towards higher state indices.
	The range ivlCurrRange representing the state of the coding engine is quantized to a small set {Q1,,Q4} of pre-set quantization values prior to the calculation of the new interval range. Storing a table containing all 64x4 pre-computed product values of Qi * pLPS(pStateIdx) allows a multiplication-free approximation of the product ivlCurrRange * pLPS(pStateIdx).
	 For syntax elements or parts thereof for which an approximately uniform probability distribution is assumed to be given a separate simplified encoding and decoding bypass process is used.
	ITU-T Rec. H.265 (12/2016) High efficiency video coding at p. 233.